Difference between revisions of "Intel Celeron M"
MarkStosberg (Talk | contribs) (→Features: link QuickStart, Deeper Sleep to new page) |
|||
Line 12: | Line 12: | ||
*0.13µm or 0.09µm fabrication process | *0.13µm or 0.09µm fabrication process | ||
*512 KB or 1 MB L2-Cache | *512 KB or 1 MB L2-Cache | ||
− | *QuickStart, Deeper Sleep | + | *[[QuickStart and Deeper Sleep|QuickStart]], [[QuickStart and Deeper Sleep|Deeper Sleep]] |
*[[SIMD|MMX]], [[SIMD|SSE]], [[SIMD|SSE2]] instruction sets | *[[SIMD|MMX]], [[SIMD|SSE]], [[SIMD|SSE2]] instruction sets | ||
</div> | </div> |
Revision as of 14:14, 19 August 2007
Intel Celeron MThe Celeron M is a budget processor based on the Pentium M. Compared to the Pentium M it has only half the L2-Cache and lacks the SpeedStep feature (excl. Banias family). Features
|
Available Types and ThinkPads featuring them
Nr. | Frequency (MHz) | L2-Cache (KB) | FSB (MHz) | XD-Bit | VCore (V) | TDP (W) | ThinkPad Models |
---|---|---|---|---|---|---|---|
Celeron M (Dothan) | |||||||
380 | 1600 | 1024 | 400 | • | 1.292 | 21.0 | |
370 | 1500 | 1024 | 400 | • | ... | 21.0 | R50e, R51e, R52, Z60m, Z60t |
360J | 1400 | 1024 | 400 | • | ... | 21.0 | R50e, R51e, Z60m, Z60t |
360 | 1400 | 1024 | 400 | ... | 21.0 | R50e, R52 | |
350J | 1300 | 1024 | 400 | • | ... | 21.0 | |
350 | 1300 | 1024 | 400 | ... | 21.0 | R50e, R51, R52 | |
Celeron M (Dothan) - Ultra Low Voltage | |||||||
383 | 1000 | 1024 | 400 | ... | ... | ||
373 | 1000 | 512 | 400 | ... | ... | ||
353 | 900 | 512 | 400 | ... | ... | ||
Celeron M (Banias) | |||||||
340 | 1500 | 512 | 400 | 1.35 | 21.0 | R50e, R51 | |
330 | 1400 | 512 | 400 | 1.35 | 20.0 | R51 | |
320 | 1300 | 512 | 400 | 1.35 | 19.0 | R50e, R51 | |
310 | 1200 | 512 | 400 | 1.35 | 18.0 | ||
800 | 512 | 400 | 1.0 | 7.0 | |||
Celeron M (Banias) - Ultra Low Voltage | |||||||
333 | 900 | 512 | 400 | ... | ... |
Thermal Specifications
The max. Core Temperature is 100°C.
GCC 3.3 Optimization Flags
CHOST="i686-pc-linux-gnu" CFLAGS="-march=pentium3 -msse2 -O2 -pipe -fomit-frame-pointer" CXXFLAGS="${CFLAGS}"
GCC 3.4 and Later
CHOST="i686-pc-linux-gnu" CFLAGS="-O2 -march=pentium-m -pipe -fomit-frame-pointer" CXXFLAGS="${CFLAGS}"
Someone can expirence problems with GCC 3.4.5 The solution can be
CFLAGS="-mcpu=i686 -O3 -pipe"
Speed Step
For using the speed step with the celeron M you must add the module p4-clockmod.
Kernel Options
When compiling the kernel choose the pentium-M processot type