Difference between revisions of "IBM 486"

From ThinkWiki
Jump to: navigation, search
(→‎Available Types and ThinkPads featuring them)
(changed category)
 
(15 intermediate revisions by 7 users not shown)
Line 3: Line 3:
 
|style="vertical-align:top" |
 
|style="vertical-align:top" |
 
<div style="margin: 0; margin-right:10px; border: 1px solid #dfdfdf; padding: 0em 1em 1em 1em; background-color:#F8F8FF; align:right;">
 
<div style="margin: 0; margin-right:10px; border: 1px solid #dfdfdf; padding: 0em 1em 1em 1em; background-color:#F8F8FF; align:right;">
−
=== IBM Blue Lightning 486 ===
+
=== IBM 486 ===
−
The IBM Blue Lightning 486 was based on a Cyrix Cx486 core.
+
Most of the IBM 486 CPUs were based on Intel and Cyrix 386 cores, which IBM extended with support for the 486 instruction set, wider busses and other features.
  
 
===Features===
 
===Features===
−
*8 KB (or 16?) L1-Cache
+
*16 KB L1-Cache
 
*no L2-Cache
 
*no L2-Cache
−
*integrated FPU
+
*16 bit external bus (SLC, SLC2), 32 bit external bus (all others)
 +
*32 bit internal bus
 +
*max of 16MB addressable memory (on the SLC and SLC-2 only)
 
</div>
 
</div>
 
|}
 
|}
Line 16: Line 18:
 
{| border=1 cellspacing=0 cellpadding=2
 
{| border=1 cellspacing=0 cellpadding=2
 
|- style="background:#ffdead;white-space:nowrap;"
 
|- style="background:#ffdead;white-space:nowrap;"
−
! Model/Freq. (MHz) !! FSB (MHz) !! VCore (MHz) !! TDP (W) !! ThinkPad Models
+
! Model/Freq. (MHz) !! FSB (MHz) !! FPU !! VCore (MHz) !! TDP (W) !! ThinkPad Models
 
|- style="background:#efefef;"
 
|- style="background:#efefef;"
−
! colspan=5 | 486 DX4
+
! colspan=6 | 486 DX4
 
|-
 
|-
−
| 100 || 33 || ... || ... ||  
+
| 100 || 33 || &bull; || ... || ... ||  
 
|-
 
|-
−
| 75 || 25 || ... || ... ||  
+
| 75 || 25 || &bull; || ... || ... ||  
 
|- style="background:#efefef;"
 
|- style="background:#efefef;"
−
! colspan=5 | 486 DX2
+
! colspan=6 | Blue Lightning 486 DX2
 
|-
 
|-
−
| 80 || 40 || ... || ... ||  
+
| 80 || 40 || &bull; || ... || ... ||  
 
|-
 
|-
−
| 66 || 33 || ... || ... ||  
+
| 66 || 33 || &bull; || ... || ... ||  
 
|-
 
|-
−
| 50 || 25 || ... || ... || {{510Cs}}
+
| 50 || 25 || &bull; || ... || ... ||
 +
|- style="background:#efefef;"
 +
! colspan=6 | 486 DX2
 +
|-
 +
| 80 || 40 || ... || ... || ... ||
 +
|-
 +
| 66 || 33 || ... || ... || ... ||
 +
|-
 +
| 50 || 25 || ... || ... || ... ||
 +
|- style="background:#efefef;"
 +
! colspan=6 | Blue Lightning 486 BLX3
 +
|-
 +
| 100 || 33 || ... || ... || ... ||
 +
|-
 +
| 75 || 25 || ... || ... || ... ||
 +
|-
 +
| 60 || 20 || ... || ... || ... ||
 +
|-
 +
| 45 || 15 || ... || ... || ... ||
 +
|- style="background:#efefef;"
 +
! colspan=6 | Blue Lightning 486 BLX2
 +
|-
 +
| 66 || 33 || || ... || ... ||
 +
|-
 +
| 50 || 25 || || ... || ... || {{510Cs}}
 +
|-
 +
| 40 || 20 || || ... || ... ||
 +
|-
 +
| 30 || 15 || || ... || ... ||
 +
|- style="background:#efefef;"
 +
! colspan=6 | Blue Lightning 486 BLX - 0.8&micro;m
 +
|-
 +
| 33 || 33 || || 3.3 || ... ||
 +
|-
 +
| 25 || 25 || || 3.3 || ... ||
 +
|-
 +
| 20 || 20 || || 3.3 || ... ||
 +
|-
 +
| 15 || 15 || || 3.3 || ... ||
 +
|- style="background:#efefef;"
 +
! colspan=6 | 486 DLC2
 +
|-
 +
| 66 || 33 || ... || ... || ... ||
 +
|- style="background:#efefef;"
 +
! colspan=6 | 486 DLC
 +
|-
 +
| 33 || 33 || ... || ... || ... ||
 +
|- style="background:#efefef;"
 +
! colspan=6 | 486 SLC2
 +
|-
 +
| 80 || 40 || || 3.3 || ... ||
 +
|-
 +
| 66 || 33 || || 3.3 || ... || {{340CSE}}
 +
|-
 +
| 50 || 25 || || 3.3 || 2.3 || {{340CSE}}, {{500}}, {{555BJ}}, {{720}}, {{720C}}, {{340}}
 +
|-
 +
| 40 || 20 || || 3.3 || 1.7 ||
 +
|-
 +
| 32 || 16 || || 3.3 || ... ||
 +
|- style="background:#efefef;"
 +
! colspan=6 | 486 SLC
 +
|-
 +
| 25 || 25 || || 3.3 || 1.3 ||
 +
|-
 +
| 25 || 25 || || ... || ... || {{550BJ}}, {{700}}, {{700C}}, {{710T}}
 +
|-
 +
| 20 || 20 || || 3.3 || 1.0 ||
 +
|-
 +
| 20 || 20 || || ... || ... ||
 +
|-
 +
| 16 || 16 || || ... || ... ||
 
|}
 
|}
  
Line 37: Line 109:
 
==GCC Optimization Flags==
 
==GCC Optimization Flags==
  
−
 
+
[[Category:CPUs]]
−
[[Category:Components]]
 

Latest revision as of 15:47, 22 January 2021

IBM 486

Most of the IBM 486 CPUs were based on Intel and Cyrix 386 cores, which IBM extended with support for the 486 instruction set, wider busses and other features.

Features

  • 16 KB L1-Cache
  • no L2-Cache
  • 16 bit external bus (SLC, SLC2), 32 bit external bus (all others)
  • 32 bit internal bus
  • max of 16MB addressable memory (on the SLC and SLC-2 only)

Available Types and ThinkPads featuring them

Model/Freq. (MHz) FSB (MHz) FPU VCore (MHz) TDP (W) ThinkPad Models
486 DX4
100 33 • ... ...
75 25 • ... ...
Blue Lightning 486 DX2
80 40 • ... ...
66 33 • ... ...
50 25 • ... ...
486 DX2
80 40 ... ... ...
66 33 ... ... ...
50 25 ... ... ...
Blue Lightning 486 BLX3
100 33 ... ... ...
75 25 ... ... ...
60 20 ... ... ...
45 15 ... ... ...
Blue Lightning 486 BLX2
66 33 ... ...
50 25 ... ... 510CS
40 20 ... ...
30 15 ... ...
Blue Lightning 486 BLX - 0.8µm
33 33 3.3 ...
25 25 3.3 ...
20 20 3.3 ...
15 15 3.3 ...
486 DLC2
66 33 ... ... ...
486 DLC
33 33 ... ... ...
486 SLC2
80 40 3.3 ...
66 33 3.3 ... 340CSE
50 25 3.3 2.3 340CSE, 500, 555BJ, 720, 720C, 340
40 20 3.3 1.7
32 16 3.3 ...
486 SLC
25 25 3.3 1.3
25 25 ... ... 550BJ, 700, 700C, 710T
20 20 3.3 1.0
20 20 ... ...
16 16 ... ...

Thermal Specifications

GCC Optimization Flags

Retrieved from "https://www.thinkwiki.org/w/index.php?title=IBM_486&oldid=61420"