Difference between revisions of "Intel Celeron M"
(→Available Types and ThinkPads featuring them) |
(changed category) |
||
(17 intermediate revisions by 6 users not shown) | |||
Line 7: | Line 7: | ||
===Features=== | ===Features=== | ||
− | *800-1600 MHz tact | + | *800-1600 MHz tact |
− | *400 MHz FSB | + | *400 MHz FSB (Supports 533 MHz with CPU-Pin Hack and DDR2,see [http://www.overclockers.com/tips1204/ this] This puts the Clock speed in the 1066-2130 MHz range. Tested with a 370 Dothan) |
*170 Million Transistors | *170 Million Transistors | ||
*0.13µm or 0.09µm fabrication process | *0.13µm or 0.09µm fabrication process | ||
*512 KB or 1 MB L2-Cache | *512 KB or 1 MB L2-Cache | ||
− | *QuickStart, Deeper Sleep | + | *[[QuickStart and Deeper Sleep|QuickStart]], [[QuickStart and Deeper Sleep|Deeper Sleep]] |
*[[SIMD|MMX]], [[SIMD|SSE]], [[SIMD|SSE2]] instruction sets | *[[SIMD|MMX]], [[SIMD|SSE]], [[SIMD|SSE2]] instruction sets | ||
</div> | </div> | ||
Line 21: | Line 21: | ||
|- style="background:#ffdead;white-space:nowrap;" | |- style="background:#ffdead;white-space:nowrap;" | ||
! Nr. !! Frequency (MHz) !! L2-Cache (KB) !! FSB (MHz) !! XD-Bit !! VCore (V) !! TDP (W) !! ThinkPad Models | ! Nr. !! Frequency (MHz) !! L2-Cache (KB) !! FSB (MHz) !! XD-Bit !! VCore (V) !! TDP (W) !! ThinkPad Models | ||
+ | |- style="background:#efefef;" | ||
+ | ! colspan=8 | Celeron M (Penryn-3M) - Ultra Low Voltage | ||
+ | |- | ||
+ | | 723 || 1200 || 1024 || 800 || • || ? || ? || {{X200s}} | ||
+ | |- style="background:#efefef;" | ||
+ | ! colspan=8 | Celeron M (Merom-L) | ||
+ | |- | ||
+ | | 585 || 2167 || 1024 || 667 || • || ? || ? || {{R400}}, {{SL400}}, {{SL500}} | ||
+ | |- | ||
+ | | 575 || 2000 || 1024 || 667 || • || ? || ? || {{R400}} | ||
|- style="background:#efefef;" | |- style="background:#efefef;" | ||
! colspan=8 | Celeron M (Dothan) | ! colspan=8 | Celeron M (Dothan) | ||
Line 26: | Line 36: | ||
| 380 || 1600 || 1024 || 400 || • || 1.292 || 21.0 || {{R51e}} | | 380 || 1600 || 1024 || 400 || • || 1.292 || 21.0 || {{R51e}} | ||
|- | |- | ||
− | | 370 || 1500 || 1024 || 400 || • || ... || 21.0 || {{R51e}}, {{R52}}, {{Z60m}}, {{Z60t}} | + | | 370 || 1500 || 1024 || 400 || • || ... || 21.0 || {{R50e}}, {{R51e}}, {{R52}}, {{Z60m}}, {{Z60t}} |
|- | |- | ||
− | | 360J || 1400 || 1024 || 400 || • || ... || 21.0 || {{R51e}} | + | | 360J || 1400 || 1024 || 400 || • || ... || 21.0 || {{R50e}}, {{R51e}}, {{Z60m}}, {{Z60t}} |
|- | |- | ||
− | | 360 || 1400 || 1024 || 400 || || ... || 21.0 || {{R50e}}, {{R52 | + | | 360 || 1400 || 1024 || 400 || || ... || 21.0 || {{R50e}}, {{R52}} |
|- | |- | ||
| 350J || 1300 || 1024 || 400 || • || ... || 21.0 || | | 350J || 1300 || 1024 || 400 || • || ... || 21.0 || | ||
Line 64: | Line 74: | ||
The max. Core Temperature is 100°C. | The max. Core Temperature is 100°C. | ||
− | ==GCC Optimization Flags== | + | ==GCC 3.3 Optimization Flags== |
+ | |||
+ | CHOST="i686-pc-linux-gnu" | ||
+ | CFLAGS="-march=pentium3 -msse2 -O2 -pipe -fomit-frame-pointer" | ||
+ | CXXFLAGS="${CFLAGS}" | ||
+ | |||
+ | |||
+ | ==GCC 3.4 and Later == | ||
+ | |||
+ | CHOST="i686-pc-linux-gnu" | ||
+ | CFLAGS="-O2 -march=pentium-m -pipe -fomit-frame-pointer" | ||
+ | CXXFLAGS="${CFLAGS}" | ||
+ | |||
+ | Someone can expirence problems with GCC 3.4.5 | ||
+ | The solution can be | ||
+ | |||
+ | CFLAGS="-mcpu=i686 -O3 -pipe" | ||
+ | |||
+ | |||
+ | ==Speed Step== | ||
+ | |||
+ | For using the speed step with the celeron M you must add the module p4-clockmod. | ||
+ | |||
+ | ==Kernel Options== | ||
+ | When compiling the kernel choose the pentium-M processor type | ||
− | [[Category: | + | [[Category:CPUs]] |
Latest revision as of 15:48, 22 January 2021
Intel Celeron MThe Celeron M is a budget processor based on the Pentium M. Compared to the Pentium M it has only half the L2-Cache and lacks the SpeedStep feature (excl. Banias family). Features
|
Available Types and ThinkPads featuring them
Nr. | Frequency (MHz) | L2-Cache (KB) | FSB (MHz) | XD-Bit | VCore (V) | TDP (W) | ThinkPad Models |
---|---|---|---|---|---|---|---|
Celeron M (Penryn-3M) - Ultra Low Voltage | |||||||
723 | 1200 | 1024 | 800 | • | ? | ? | X200s |
Celeron M (Merom-L) | |||||||
585 | 2167 | 1024 | 667 | • | ? | ? | R400, SL400, SL500 |
575 | 2000 | 1024 | 667 | • | ? | ? | R400 |
Celeron M (Dothan) | |||||||
380 | 1600 | 1024 | 400 | • | 1.292 | 21.0 | R51e |
370 | 1500 | 1024 | 400 | • | ... | 21.0 | R50e, R51e, R52, Z60m, Z60t |
360J | 1400 | 1024 | 400 | • | ... | 21.0 | R50e, R51e, Z60m, Z60t |
360 | 1400 | 1024 | 400 | ... | 21.0 | R50e, R52 | |
350J | 1300 | 1024 | 400 | • | ... | 21.0 | |
350 | 1300 | 1024 | 400 | ... | 21.0 | R50e, R51, R52 | |
Celeron M (Dothan) - Ultra Low Voltage | |||||||
383 | 1000 | 1024 | 400 | ... | ... | ||
373 | 1000 | 512 | 400 | ... | ... | ||
353 | 900 | 512 | 400 | ... | ... | ||
Celeron M (Banias) | |||||||
340 | 1500 | 512 | 400 | 1.35 | 21.0 | R50e, R51 | |
330 | 1400 | 512 | 400 | 1.35 | 20.0 | R51 | |
320 | 1300 | 512 | 400 | 1.35 | 19.0 | R50e, R51 | |
310 | 1200 | 512 | 400 | 1.35 | 18.0 | ||
800 | 512 | 400 | 1.0 | 7.0 | |||
Celeron M (Banias) - Ultra Low Voltage | |||||||
333 | 900 | 512 | 400 | ... | ... |
Thermal Specifications
The max. Core Temperature is 100°C.
GCC 3.3 Optimization Flags
CHOST="i686-pc-linux-gnu" CFLAGS="-march=pentium3 -msse2 -O2 -pipe -fomit-frame-pointer" CXXFLAGS="${CFLAGS}"
GCC 3.4 and Later
CHOST="i686-pc-linux-gnu" CFLAGS="-O2 -march=pentium-m -pipe -fomit-frame-pointer" CXXFLAGS="${CFLAGS}"
Someone can expirence problems with GCC 3.4.5 The solution can be
CFLAGS="-mcpu=i686 -O3 -pipe"
Speed Step
For using the speed step with the celeron M you must add the module p4-clockmod.
Kernel Options
When compiling the kernel choose the pentium-M processor type