Difference between revisions of "Intel Core Duo (Yonah)"

From ThinkWiki
Jump to: navigation, search
(→‎GCC Optimization Flags: Yonah is nocona, not pentiumpro, so march=prescott instead of pentium-m. Also verified on my Thinkpad T60.)
(changed category)
 
(19 intermediate revisions by 15 users not shown)
Line 3: Line 3:
 
|style="vertical-align:top" |
 
|style="vertical-align:top" |
 
<div style="margin: 0; margin-right:10px; border: 1px solid #dfdfdf; padding: 0em 1em 1em 1em; background-color:#F8F8FF; align:right;">
 
<div style="margin: 0; margin-right:10px; border: 1px solid #dfdfdf; padding: 0em 1em 1em 1em; background-color:#F8F8FF; align:right;">
−
===Intel Core Duo (Yonah)===
+
 
 
The Intel Core is the successor of the [[Intel_Pentium_M_(Dothan)|Pentium M processor]]. The fabrication process was reduced again to 65 nm and with this generation Intel introduced Dual Core processors to the mobile market. The Intel Core processors feature a 667 MHz FSB and accompany the Napa Centrino platform.
 
The Intel Core is the successor of the [[Intel_Pentium_M_(Dothan)|Pentium M processor]]. The fabrication process was reduced again to 65 nm and with this generation Intel introduced Dual Core processors to the mobile market. The Intel Core processors feature a 667 MHz FSB and accompany the Napa Centrino platform.
  
−
===Features===
+
==Features==
 
*Dual Core
 
*Dual Core
−
*1.5 - 2.16 GHz clock speed
+
*1.5 - 2.33 GHz clock speed
 
*15 (low voltage) or 31 (normal voltage) watt thermal design power consumption
 
*15 (low voltage) or 31 (normal voltage) watt thermal design power consumption
 
*667 MHz FSB
 
*667 MHz FSB
Line 14: Line 14:
 
*65 nm fabrication process
 
*65 nm fabrication process
 
*2 MB L2-Cache with dynamic cache sizing
 
*2 MB L2-Cache with dynamic cache sizing
−
*[[SpeedStep|Enhanced Intel SpeedStep (EIST)]], power states: normal (C0), AutoHALT/MWAIT (C1), Stop Grant (C2), Deep Sleep (C3), Deeper Sleep (C4)
+
*[[SpeedStep|Enhanced Intel SpeedStep (EIST)]], power states: normal (C0), AutoHALT/MWAIT (C1), Stop Grant (C2), Deep Sleep (C3), [[QuickStart and Deeper Sleep|Deeper Sleep]] (C4)
−
*[[SIMD|MMX]], [[SIMD|SSE]], [[SIMD|SSE2]], [[SIMD|SSE3]] instruction sets, XD-Bit
+
*[[SIMD|MMX]], [[SIMD|SSE]], [[SIMD|SSE2]], [[SIMD|SSE3]] instruction sets
 +
* XD-Bit
 +
*[http://en.wikipedia.org/wiki/Vanderpool#Intel_VT_.28IVT.29 Intel Virtualization Extensions], except for T2300e
 
</div>
 
</div>
 
|}
 
|}
Line 22: Line 24:
 
{| border=1 cellspacing=0 cellpadding=2
 
{| border=1 cellspacing=0 cellpadding=2
 
|- style="background:#ffdead;white-space:nowrap;"
 
|- style="background:#ffdead;white-space:nowrap;"
−
! Nr. || colspan=2 | Frequency (MHz) || FSB (MHz)|| XD-Bit || colspan=2 | core Voltage (V) || colspan=2 | TDP (W) || ThinkPad Models
+
! Name || sSpec || colspan=2 | Frequency (MHz) || FSB (MHz)|| colspan=2 | core Voltage (V) || colspan=2 | TDP (W) || ThinkPad Models
 
|- style="background:#ffdead;"
 
|- style="background:#ffdead;"
−
! !!max. !! min. !! !! !! high !! low !! high freq !! low freq !!  
+
! !! !!max. !! min. !! !! high !! low !! high freq !! low freq !!  
 
|- style="background:#efefef;"
 
|- style="background:#efefef;"
 
! colspan=10 | Intel Core Duo
 
! colspan=10 | Intel Core Duo
 
|-
 
|-
−
| T2600 || 2166 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60p}}
+
| T2700 || || 2333 || 1000 || 667 || 1.2 || ... || 31 || 13.1 || {{T60}}, {{T60p}}
 
|-
 
|-
−
| T2500 || 2000 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{T60p}}, {{Z61m}}
+
| T2600 || || 2166 || 1000 || 667 || 1.2 || ... || 31 || 13.1 || {{T60p}}
 
|-
 
|-
−
| T2400 || 1833 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{X60}}, {{z61m}}
+
| T2500 || || 2000 || 1000 || 667 || 1.2 || ... || 31 || 13.1 || {{T60}}, {{T60p}}, {{Z61m}}
 
|-
 
|-
−
| T2300 || 1666 || 1000 || 667 || yes || 1.2 || ... || 31 || 13.1 || {{T60}}, {{X60}}
+
| T2400 || SL9JM || 1833 || 1000 || 667 || 1.2 || ... || 31 || 13.1 || {{T60}}, {{X60}}, {{z61m}}, {{R60}}
 +
|-
 +
| T2300 || || 1666 || 1000 || 667 || 1.2 || ... || 31 || 13.1 || {{T60}}, {{X60}}, {{Z61e}}
 +
|-
 +
| T2300E || || 1666 || 1000 || 667 || 1.2 || ... || 31 || 13.1 || {{R60e}}, {{T60}}  
 
|- style="background:#efefef;"
 
|- style="background:#efefef;"
 
! colspan=10 | Intel Core Duo (Low Voltage)
 
! colspan=10 | Intel Core Duo (Low Voltage)
 
|-
 
|-
−
| L2400 || 1666 || 1000 || 667 || yes || 1.1 || ... || 15 || 13.1 || {{X60s}}
+
| L2500 || || 1833 || 1000 || 667 || 1.1 || ... || 15 || 13.1 || {{X60s}}, {{X60_Tablet}}
 
|-
 
|-
−
| L2300 || 1500 || 1000 || 667 || yes || 1.1 || ... || 15 || 13.1 || {{X60s}}
+
| L2400 || || 1666 || 1000 || 667 || 1.1 || ... || 15 || 13.1 || {{X60s}}, {{X60_Tablet}}
 +
|-
 +
| L2300 || || 1500 || 1000 || 667 || 1.1 || ... || 15 || 13.1 || {{X60s}}
 
|}
 
|}
  
Line 57: Line 65:
  
 
==See also==
 
==See also==
−
[[Intel_Core_Solo_(Yonah)|Intel Core Solo (Yonah)]]
+
* [[Intel Pentium M (Dothan)]]
−
 
+
* [[Intel Core Solo (Yonah)]]
 +
* [[Intel Core 2 Duo]]
  
−
[[Category:Components]]
+
[[Category:CPUs]]

Latest revision as of 15:49, 22 January 2021

The Intel Core is the successor of the Pentium M processor. The fabrication process was reduced again to 65 nm and with this generation Intel introduced Dual Core processors to the mobile market. The Intel Core processors feature a 667 MHz FSB and accompany the Napa Centrino platform.

Features

  • Dual Core
  • 1.5 - 2.33 GHz clock speed
  • 15 (low voltage) or 31 (normal voltage) watt thermal design power consumption
  • 667 MHz FSB
  • 151 Million Transistors
  • 65 nm fabrication process
  • 2 MB L2-Cache with dynamic cache sizing
  • Enhanced Intel SpeedStep (EIST), power states: normal (C0), AutoHALT/MWAIT (C1), Stop Grant (C2), Deep Sleep (C3), Deeper Sleep (C4)
  • MMX, SSE, SSE2, SSE3 instruction sets
  • XD-Bit
  • Intel Virtualization Extensions, except for T2300e

Available Types and ThinkPads featuring them

Name sSpec Frequency (MHz) FSB (MHz) core Voltage (V) TDP (W) ThinkPad Models
max. min. high low high freq low freq
Intel Core Duo
T2700 2333 1000 667 1.2 ... 31 13.1 T60, T60p
T2600 2166 1000 667 1.2 ... 31 13.1 T60p
T2500 2000 1000 667 1.2 ... 31 13.1 T60, T60p, Z61m
T2400 SL9JM 1833 1000 667 1.2 ... 31 13.1 T60, X60, Z61m, R60
T2300 1666 1000 667 1.2 ... 31 13.1 T60, X60, Z61e
T2300E 1666 1000 667 1.2 ... 31 13.1 R60e, T60
Intel Core Duo (Low Voltage)
L2500 1833 1000 667 1.1 ... 15 13.1 X60s, X60 Tablet
L2400 1666 1000 667 1.1 ... 15 13.1 X60s, X60 Tablet
L2300 1500 1000 667 1.1 ... 15 13.1 X60s

Thermal Specifications

The maximum temperature for safe operation is 100 °C.

GCC Optimization Flags

Safe, recommended optimizations for GCC 3.4.x and later: 

-pipe -O2 -march=prescott -fomit-frame-pointer

Possibly unsafe optimizations for GCC 3.3.x and later: 

-mfpmath=sse

Optimizations likely to break binary-only compatibility: 

-ffast-math

See also

Retrieved from "https://www.thinkwiki.org/w/index.php?title=Intel_Core_Duo_(Yonah)&oldid=61430"